add

puly

Ę.]

10

t0

11

3.4

11

--30. A device according to claim 27, wherein at least one of said first and second gate electrodes is formed by a damascene gate process.

- 31. A device according to claim 27, wherein said first insulator film is thinner than said second insulator film, said first transistor is included in a logic circuit, and said second transistor is included in a memory cell.
- 32. A device according to claim 27, wherein said first and second gate electrodes are connected to each other through a connection layer and top surfaces of said first and second gate electrodes and said connection layer are coplanar.--

REMARKS

Prior to the examination of this application, please enter the above amendments.

If there is any fee due in connection with the filing of this Preliminary

Amendment, please charge the fee to our Deposit Account No. 06-0916.

Respectfully submitted,

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P.

Richard V. Burgujian

Reg. No. 31 744

Dated: October 17, 2000

LAW OFFICES

FINNEGAN, HENDERSON, FARABOW, GARRETT, & DUNNER, L. L. P. 1300 I STREET, N. W. WASHINGTON, DC 20005 202-408-4000